High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs

Authors:

Beermann, M. ,  Monzó, E. ,  Schmalen, L. ,  Vary, P.

Book Title:

Proceedings of IEEE Workshop on Signal Processing Systems (SiPS)

Organization:

IEEE

Date:

Oct. 2013

Note:

Awarded as "Best Paper"

Language:

English

Abstract

Low-Density Parity-Check (LDPC) codes are very powerful channel coding schemes with a broad range of applications. The existence of low complexity (i.e., linear time) iterative message passing decoders with close to optimum error correction performance is one of the main strengths of LDPC codes. It has been shown that the performance of these decoders can be further enhanced if the LDPC codes are extended to higher order Galois fields, yielding so called non-binary LDPC codes. However, this performance gain comes at the cost of rapidly increasing decoding complexity. To deal with this increased complexity, we present an efficient implementation of a signed-log domain FFT decoder for non-binary irregular LDPC codes that exploits the inherent massive parallelization capabilities of message passing decoders. We employ Nvidia's Compute Unified Device Architecture (CUDA) to incorporate the available processing power of state-of-the-art Graphics Processing Units (GPUs).

Download

BibTeX

Copyright © by IEEE
beermann13b.pdf

© 2024 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

---